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1. INTRODUCTION AND METHODOLOGY 
Phase change memory (PCM) based on the reversible phase-transition of chalcogenides (such as 
Ge2Sb2Te5 (GST)) between a low-resistance crystalline state and high-resistance amorphous state is 
one of the leading candidates of emerging non-volatile solid-state memories [1].  Scaling is one of the 
most important aspects for PCM development as it leads to enhanced storage density, reduction in 
power consumption and improvement in switching speeds [2].  To demonstrate the excellent 
scalability of PCRAM, switching capability in the sub-10nm region [3-5], programming currents less 
than 10μA [4], switching speeds in picoseconds [6], and storage densities in Tb/in2 using scanning 
probe recording and thermal recording [7-8] have all been reported. 
 
In this manuscript we combine electro-thermal simulations with the Gillespie Cellular Automata 
(GCA) phase switching approach to simulate and predict the scaling behaviour (down to sub-10nm 
dimensions) of three GST-based device structures; (1) mushroom-type PCM cells, (2) trilayer 
patterned PCM cells, and (3) spherical phase change nanoclusters.  The GCA approach is a 
sophisticated stochastic simulator capable of spatio-temporal modeling in PCM devices, and has 
previously been described in detail in [9].  This approach is potentially capable of spanning the length 
scales between atomistic modeling and bulk scale methods such as the JMAK or the classical 
nucleation and growth methods.  Electrical switching is performed by applying trapezoidal Reset and 
Set pulses of various amplitudes and durations in a test bench consisting of an electrical pulse source, 
a series load resistance of 10kΩ, and the phase change memory cell itself. 
   
2. SCALING OF MUSHROOM PHASE CHANGE MEMORY CELLS 
The PCM mushroom-type cell (shown in Fig.(a), top left) is one of the most widely used device 
structures as it provides an efficient approach to size scaling by reducing the contact area between the 
phase change layer and the bottom electrode.  We perform scaling by simultaneously reducing the 
heater width (HW), and the thickness (TH) and width (W) of the GST layer from 100nm down to sub-
10nm using constant scaling factors.  The amorphous dome formed on the GST layer (Reset) 
decreases linearly with size with a re-design of the cell geometry (for heat confinement) required for 
sub-15nm dimensions to ensure amorphization takes place.  The re-crystallization (Set) of the 
amorphous domes is mainly a nucleation-dominated process but a transition to growth-dominated 
crystallization is observed as dimensions are scaled below 20nm.  The resistive window between 
Reset and Set states decreases with size but at least one order of magnitude difference is observed 
even for sub-10nm dimensions predicting that mushroom cells are scalable and operable in this region.              
3. SCALING OF PATTERNED PROBE PHASE CHANGE MEMORY CELLS 
Patterned probe PCM cells (in which small phase change regions are electrically switched using a 
scanning probe to form storage bits (shown in Fig. (b), top right) provide an efficient approach to 
achieve ultrahigh storage densities (>Tb/in
2
).  We compare the feasibility of three possible C-AFM 
probe-based cell structures: (1) Diamond like Carbon (DLC)/GST/Titanium Nitride (TiN) [7], (2) 
Fluorinert (capping layer)/GST/TiN [10], (3) TiN/GST/TiN [11], and the most feasible structure is 
then scaled from 50nm down to sub-10nm dimensions using constant scaling factors.   Rewritability is 
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demonstrated by applying Reset and Set pulses of varying amplitudes and durations to write and erase 
bits of at least 2-10nm in size [12] in the GST region using a 5nm radius Platinum (Pt) C-AFM tip.  
Following the scaling of the GST dimensions, the 20nm wide SiO2 insulator region isolating the GST 
regions is also scaled.  Our simulation results predict that storage densities greater than 4 Tb/in
2
 can be 
achieved (when extended to a checkerboard pattern) by the scaling of trilayer TiN/GST/TiN patterned 
phase change memory cells.  
4. SWITCHING IN SUB-10nm SPHERICAL PHASE CHANGE NANOCLUSTERS 
The crystallization behaviour of 5-6nm spherical isolated GST nanoclusters (embedded within 
Alumina (Al2O3) cladding material) has previously been reported in [13] using XRD measurements.  
In comparison to sub-10nm thin films where a significant increase in the crystallization temperature 
(Tx) was reported [3], no significant increase in Tx was observed for the nanoclusters.  Here, we 
present the electrical switching characteristics of 6nm-sized spherical GST nanoclusters (shown in Fig 
(d), bottom right), and compare the results to 6nm thick GST thin films (shown in Fig. (c), bottom 
left).  The 1nm thick Al2O3 layers (above and below the GST material) are electrically broken down 
by exceeding the required electric field of 10MV/cm [14] to form a conductive path.  Reset and Set 
pulses of varying amplitudes and durations are then applied to switch the clusters from crystalline to 
amorphous, and back to the crystalline state.  Our results show that the clusters require lower 
amplitude Reset and Set pulses for switching in comparison to thin films, agreeing with the lower Tx 
values reported for nanoclusters (180
o
C) [13] compared to those of thin films (340
o
C) [3].  
Amorphization and crystallization is initiated from the cluster edges, and more than one order of 
magnitude difference in Reset and Set resistance levels is observed when the 6nm clusters are 
completely amorphized and crystallized, predicting that sub-10nm nanoclusters are applicable for 
highly scaled PCM devices.     
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